Bareiša, E., et al. “Functional Delay Test Construction Approaches”. Elektronika Ir Elektrotechnika, vol. 74, no. 2, Feb. 2007, pp. 49-54, https://doi.org/10.5755/j02.eie.10370.