Jasonis, V., et al. “Simulation of the Integrated Signal Folding Circuit With P–Spice”. Elektronika Ir Elektrotechnika, vol. 73, no. 1, Jan. 2007, pp. 37-40, https://doi.org/10.5755/j02.eie.10327.