Bareiša, E., et al. “Factor of Randomness in Functional Delay Fault Test Generation for Full Scan Circuits”. Elektronika Ir Elektrotechnika, vol. 105, no. 9, Oct. 2010, pp. 39-42, https://doi.org/10.5755/j02.eie.9165.