Kašauskas, V., et al. “Simulation of the MOS Transistors Structures Channel Technological Problems”. Elektronika Ir Elektrotechnika, vol. 106, no. 10, Nov. 2010, pp. 139-42, https://doi.org/10.5755/j02.eie.9144.