“On Delay Test Generation for Non-Scan Sequential Circuits at Functional Level”. Elektronika Ir Elektrotechnika, vol. 109, no. 3, Mar. 2011, pp. 67-70, https://doi.org/10.5755/j01.eee.109.3.173.