[1]
I. Guerra-Gomez and E. Tlelo-Cuautle, “Sizing Analog Integrated Circuits by Current-Branches-Bias Assignments with Heuristics”, ELEKTRON ELEKTROTECH, vol. 19, no. 10, pp. 81-86, Dec. 2013.