[1]
R. Benisevičiūtė, “Specific Features of Faults of Combinational CMOS Circuits”,
ELEKTRON ELEKTROTECH
, vol. 70, no. 6, pp. 83-86, Jul. 2006.