Y. Syrevitch and D. Zinchenko, “Verifiable Template Development for HDL- Descriptions”, ELEKTRON ELEKTROTECH, vol. 75, no. 3, pp. 53-56, Mar. 2007.