[1]
V. Abraitis and E. Bareiša, “The Fault Model of Programmable Logic Block”, ELEKTRON ELEKTROTECH, vol. 62, no. 6, pp. 48-52, Jul. 2005.