R. Benisevičiūtė, “The Aspects of Non-standard CMOS Integrated Circuits Layout Design”, ELEKTRON ELEKTROTECH, vol. 58, no. 2, Feb. 2005.