R. Beniseviciute, L. Butkus, and R. Seinauskas, “Analysis of Physical Level Faults of CMOS Integrated Circuits and Bonds with Higher Levels Faults”, ELEKTRON ELEKTROTECH, vol. 18, no. 5, Oct. 1998.