[1]
E. Bareisa, V. Jusas, K. Motiejunas, and R. Seinauskas, “On Delay Test Generation for Non-scan Sequential Circuits at Functional Level”, ELEKTRON ELEKTROTECH, vol. 109, no. 3, pp. 67-70, Mar. 2011.