[1]
L. Fan, A. Knott, and I. H. H. Jorgensen, “Nonlinear Parasitic Capacitance Modelling of High Voltage Power MOSFETs in Partial SOI Process”, ELEKTRON ELEKTROTECH, vol. 22, no. 3, pp. 37 - 43, Jun. 2016.