T. Sledevic and D. Navakauskas, “FPGA Implementation of Range Addressable Activation Function for Lattice-Ladder Neuron”, ELEKTRON ELEKTROTECH, vol. 22, no. 2, pp. 92-95, Apr. 2016.