S. Temich, T. Golonek, and D. Grzechca, “Design an Identification Function to Reduce the Computational Resources on the Testing Process of an Analog Electronic Circuit”, ELEKTRON ELEKTROTECH, vol. 25, no. 3, pp. 25–33, Jun. 2019, doi: 10.5755/j01.eie.25.3.23672.