[1]
“An Empirical Methodology for Power Analysis of CMOS Integrated Circuits”, ELEKTRON ELEKTROTECH, vol. 23, no. 5, pp. 46–53, Oct. 2017, doi: 10.5755/j01.eie.23.5.19242.