“Nonlinear Parasitic Capacitance Modelling of High Voltage Power MOSFETs in Partial SOI Process”, ELEKTRON ELEKTROTECH, vol. 22, no. 3, pp. 37–43, Jun. 2016, doi: 10.5755/j01.eie.22.3.15312.