E. Bareiša, V. Jusas, K. Motiejūnas, and R. Šeinauskas, “Testing of FPGA Logic Cells”, ELEKTRON ELEKTROTECH, vol. 56, no. 7, Oct. 2004, Accessed: Jan. 22, 2026. [Online]. Available: https://eejournal.ktu.lt/index.php/elt/article/view/10847