[1]
T. Keršys, R. Anilionis, and D. Eidukas, “Simulation of Stress Distribution in the Silicon Substrate”, ELEKTRON ELEKTROTECH, vol. 76, no. 4, pp. 3–8, Apr. 2007, doi: 10.5755/j02.eie.10705.