R. Benisevičiūtė, “Specific Features of Faults of Combinational CMOS Circuits”, ELEKTRON ELEKTROTECH, vol. 70, no. 6, pp. 83–86, Jul. 2006, doi: 10.5755/j02.eie.10698.