D. Andriukaitis and R. Anilionis, “Etching Process Simulation in MOS Nanoscale Structures”, ELEKTRON ELEKTROTECH, vol. 69, no. 5, pp. 5–8, May 2006, doi: 10.5755/j02.eie.10665.