[1]
D. Andriukaitis and R. Anilionis, “Etching Process Simulation in MOS Nanoscale Structures”, ELEKTRON ELEKTROTECH, vol. 69, no. 5, pp. 5–8, May 2006, Accessed: Jan. 23, 2026. [Online]. Available: https://eejournal.ktu.lt/index.php/elt/article/view/10665