V. Abraitis and E. Bareiša, “The Fault Model of Programmable Logic Block”, ELEKTRON ELEKTROTECH, vol. 62, no. 6, pp. 48–52, Jul. 2005, doi: 10.5755/j02.eie.10454.