[1]
V. Abraitis and E. Bareiša, “The Fault Model of Programmable Logic Block”, ELEKTRON ELEKTROTECH, vol. 62, no. 6, pp. 48–52, Jul. 2005, Accessed: Jan. 22, 2026. [Online]. Available: https://eejournal.ktu.lt/index.php/elt/article/view/10454