[1]
R. Benisevičiūtė, “The Aspects of Non-standard CMOS Integrated Circuits Layout Design”, ELEKTRON ELEKTROTECH, vol. 58, no. 2, Feb. 2005, Accessed: Feb. 08, 2026. [Online]. Available: https://eejournal.ktu.lt/index.php/elt/article/view/10344