V. Jasonis, D. Poviliauskas, and A. Marcinkevičius, “Simulation of the Integrated Signal Folding Circuit with P–Spice”, ELEKTRON ELEKTROTECH, vol. 73, no. 1, pp. 37–40, Jan. 2007, doi: 10.5755/j02.eie.10327.