[1]
S. A. Shinde, V. G. Shelake, and R. K. Kamat, “FPGA based Packet Splitter Implementation Using Mixed Design Flow”, ELEKTRON ELEKTROTECH, vol. 88, no. 8, pp. 15–18, Oct. 2008, doi: 10.5755/j02.eie.11225.