[1]
D. Eidukas, “Modeling of Level of Defects in Electronics Systems”, ELEKTRON ELEKTROTECH, vol. 99, no. 3, pp. 13–16, Mar. 2010, doi: 10.5755/j02.eie.9896.