V. Kašauskas, R. Anilionis, and D. Eidukas, “Simulation of the MOS Transistors Structures Channel Technological Problems”, ELEKTRON ELEKTROTECH, vol. 106, no. 10, pp. 139–142, Nov. 2010, doi: 10.5755/j02.eie.9144.