“On Delay Test Generation for Non-scan Sequential Circuits at Functional Level”, ELEKTRON ELEKTROTECH, vol. 109, no. 3, pp. 67–70, Mar. 2011, doi: 10.5755/j01.eee.109.3.173.