“Sizing Analog Integrated Circuits by Current-Branches-Bias Assignments with Heuristics”, ELEKTRON ELEKTROTECH, vol. 19, no. 10, pp. 81–86, Dec. 2013, doi: 10.5755/j01.eee.19.10.2464.