[1]
“Optimization of Combinational Logic Circuits with Genetic Programming”, ELEKTRON ELEKTROTECH, vol. 19, no. 7, pp. 86–89, Sep. 2013, doi: 10.5755/j01.eee.19.7.5169.