Kašauskas, V., Anilionis, R. and Eidukas, D. (2010) “Simulation of the MOS Transistors Structures Channel Technological Problems”, Elektronika ir Elektrotechnika, 106(10), pp. 139-142. Available at: https://eejournal.ktu.lt/index.php/elt/article/view/9144 (Accessed: 7July2022).