Temich, S. ., Golonek, T. . and Grzechca, D. . (2019) “Design an Identification Function to Reduce the Computational Resources on the Testing Process of an Analog Electronic Circuit”, Elektronika ir Elektrotechnika, 25(3), pp. 25-33. doi: 10.5755/j01.eie.25.3.23672.