Andriukaitis, D. and Anilionis, R. (2006) “Etching Process Simulation in MOS Nanoscale Structures”, Elektronika ir Elektrotechnika, 69(5), pp. 5-8. Available at: https://eejournal.ktu.lt/index.php/elt/article/view/10665 (Accessed: 4October2022).