Syrevitch, Y. and Zinchenko, D. (2007) “Verifiable Template Development for HDL- Descriptions”, Elektronika ir Elektrotechnika, 75(3), pp. 53-56. Available at: https://eejournal.ktu.lt/index.php/elt/article/view/10471 (Accessed: 25November2020).