Abraitis, V. and Bareiša, E. (2005) “The Fault Model of Programmable Logic Block”, Elektronika ir Elektrotechnika, 62(6), pp. 48-52. Available at: https://eejournal.ktu.lt/index.php/elt/article/view/10454 (Accessed: 19March2024).