Beniseviciute, R., Butkus, L. and Seinauskas, R. (1998) “Analysis of Physical Level Faults of CMOS Integrated Circuits and Bonds with Higher Levels Faults”, Elektronika ir Elektrotechnika, 18(5). Available at: https://eejournal.ktu.lt/index.php/elt/article/view/16035 (Accessed: 4December2024).