“Design an Identification Function to Reduce the Computational Resources on the Testing Process of an Analog Electronic Circuit” (2019) Elektronika ir Elektrotechnika, 25(3), pp. 25–33. doi:10.5755/j01.eie.25.3.23672.