Marcinkevičius, A.J., Jasonis, V. and Poviliauskas, D. (2007) “Signal Simulation in Folding and Interpolating Integrated ADC”, Elektronika ir Elektrotechnika, 77(5), pp. 29–32. doi:10.5755/j02.eie.10733.