Keršys, T., Anilionis, R. and Eidukas, D. (2007) “Simulation of Stress Distribution in the Silicon Substrate”, Elektronika ir Elektrotechnika, 76(4), pp. 3–8. doi:10.5755/j02.eie.10705.