Andriukaitis, D. and Anilionis, R. (2006) “Etching Process Simulation in MOS Nanoscale Structures”, Elektronika ir Elektrotechnika, 69(5), pp. 5–8. doi:10.5755/j02.eie.10665.