“Verification of Initialization Sequences for Sequential Circuits” (2011) Elektronika ir Elektrotechnika, 112(6), pp. 61–64. doi:10.5755/j01.eee.112.6.446.