Abraitis, V. and Bareiša, E. (2005) “The Fault Model of Programmable Logic Block”, Elektronika ir Elektrotechnika, 62(6), pp. 48–52. doi:10.5755/j02.eie.10454.