Zeltins, M. and Slaidins, I. (2005) “Bipolar Junction Transistor 1/f Noise Simulation and Parameter Extraction Technique”, Elektronika ir Elektrotechnika, 60(4), pp. 74–80. doi:10.5755/j02.eie.10429.