Syrevitch, Y. and Zinchenko, D. (2007) “Verifiable Template Development for HDL- Descriptions”, Elektronika ir Elektrotechnika, 75(3), pp. 53–56. doi:10.5755/j02.eie.10471.