Bareiša, E. (2007) “Functional Delay Test Construction Approaches”, Elektronika ir Elektrotechnika, 74(2), pp. 49–54. doi:10.5755/j02.eie.10370.