Jasonis, V., Poviliauskas, D. and Marcinkevičius, A. (2007) “Simulation of the Integrated Signal Folding Circuit with P–Spice”, Elektronika ir Elektrotechnika, 73(1), pp. 37–40. doi:10.5755/j02.eie.10327.