Eidukas, D. (2010) “Modeling of Level of Defects in Electronics Systems”, Elektronika ir Elektrotechnika, 99(3), pp. 13–16. doi:10.5755/j02.eie.9896.