Bareiša, E. (2010) “Factor of Randomness in Functional Delay Fault Test Generation for Full Scan Circuits”, Elektronika ir Elektrotechnika, 105(9), pp. 39–42. doi:10.5755/j02.eie.9165.