Kašauskas, V., Anilionis, R. and Eidukas, D. (2010) “Simulation of the MOS Transistors Structures Channel Technological Problems”, Elektronika ir Elektrotechnika, 106(10), pp. 139–142. doi:10.5755/j02.eie.9144.