“Power System Topology Verification with Use of Reduced Unbalance Indices” (2014) Elektronika ir Elektrotechnika, 20(9), pp. 9–12. doi:10.5755/j01.eee.20.9.8708.